This presentation outlines recommended architecture of a fully redundant cyber secure synchrophasor platform built on standard PI System components. The system meets NERC CIP software patch requirements with no loss of data. Substation hardened hardware is used in the PI HA architecture. A pilot demonstration of this system is shown in the OSIsoft demonstration area.